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I. INTRODUCTION
The test of integrated analogue and mixed-signal circuits differs importantly from the test of digital circuits. The major difference stems from the need to consider continuous signals and circuit parametric deviations, in addition to just catastrophic faults (opens and shorts). For digital circuits, structural testing has provided cost efficient solutions that target the test of catastrophic faults rather than the test of the circuit functionality. Thus, fault coverage is the major test metric in this domain and is somehow independent from the specifications. For analogue circuits, the need to consider parametric deviations has lead to the definition of analogue test metrics that take into account also the circuit functionality. In other words, even when a parametric fault-based test approach is considered for analogue circuits, test metrics such as fault coverage cannot be calculated without knowing the performance specifications [1] .
The domain of integrated analogue and mixed-signal testing has always tried to cope with a controversy between functional and structural testing. Functional testing is practically always considered but research on structural testing continue to make progress. In fact, it has appeared clear for some test users that to find manufacturing faults such as shorts, opens and misloaded components in mixed-signal circuits is essential, and this comforted the proposal of the IEEE 1149.4 Analogue Boundary-scan mixed-signal test architecture [2] . Also, it has been shown that the study of catastrophic faults helps in identifying reliability problems in mixed-signal circuits, in particular redundant components [3] . In general, since it is possible to define a fault list for catastrophic faults, the study of catastrophic faults helps also for the generation and optimization of test patterns, even under the presence of process deviations [4] .
The case of parametric faults has been considered by many authors by simply modifying the nominal values of a design parameter, and considering Monte Carlo simulations. In this way, parametric fault lists have been built in a rather arbitrary way. Recently, [1] introduced a different way of defining parametric faults. A parametric fault is considered as the minimum deviation of a design parameter that results in a circuit specification being violated. In this approach, parametric faults are obtained by transient simulations, without recurring to time consuming Monte Carlo simulations. This approach is quite acceptable when faults are considered the result of a single parameter deviation, while the other parameters remain at their nominal values. However, it cannot deal properly with the case of device misbehaviour resulting from the combination of multiple small deviations.
An early approach to avoid Monte Carlo simulation was based on the use of sensitivity analysis to deterministically identify the bounds on circuit parameters [5] . Process information and the sensitivity of the circuit principal components have been recently considered in [6] for generating the statistical models of the fault-free and faulty circuits, which is then used for test vector generation. These models are obtained using a statistical approach and a linear estimation, rather than Monte Carlo simulations. Another statistical approach is considered in [7] . Here, however, parametric faults are injected by swapping transistors, one at a time, by a transistor whose process parameters are shifted by 3σ and a sensitivity analysis is performed only in the DC domain. The problem with these approaches is again that the misbehaviour resulting from the combination of multiple small deviations cannot be evaluated properly.
In this work, we will introduce a Computer-Aided-Test platform for analogue and mixed-signal circuits. The CAT platform, integrated in the Cadence Design Framework Environment, includes tools for fault simulation, test generation and test optimization. Aspects on fault simulation and test optimization will be illustrated in this paper for the case of a fully differential amplifier. Catastrophic faults are considered for the above mentioned reasons, and they help here to provide a first optimization of specification-based tests. The case of single parametric deviations is not illustrated here, since they can be considered with a fault list constructed using a method such as shown in [1] . On the other hand, for parametric faults that result from process deviations (for small multiple parametric deviations) which cannot be considered properly in the works above mentioned, we will consider a statistical analysis that is based on Monte Carlo simulations. This analysis will allow the calculation of analogue test metrics under process deviations, and this will be used for setting test limits. Specification-base tests will then be optimized according to fault coverage for a fully differential amplifier.
II. THE CAT PLATFORM
A. Architecture of the platform Figure 1 shows a simplified architecture of the proposed CAT platform. It is composed of three separate tool sets. Fault modelling, fault injection and fault simulation are carried out using the tool set FIDESIM. The results are saved in a database that can be read by the other tool sets, in particular the OPTEVAL tool set for test evaluation and the OPTEGEN tool set for test generation. In this paper, we will illustrate the use of the FIDESIM and OPTEVAL tool sets. The tool set OPTEGEN is the subject of further work. It currently includes a tool for the generation of multi-frequency test sets using the fault-based test approach described in [8] . This technique is valid for linear timeinvariant circuits and allows the generation of a minimal set of test vectors for maximum fault coverage and, if required, maximal diagnosis. A second tool is available for the coding of analogue test patterns as optimized bit streams, as described in [9] , following an approach first presented by [10] . This tool has already been used in recent works [11] [12] .
B. Fault modeling and fault injection tools
Several tools for analogue fault modelling, fault injection and fault simulation have appeared in the literature. Most of these tools are in-house developments. For example, in [7] a fault simulator called DOTTS is used for both catastrophic and parametric faults under process variations. It is also being considered for RF circuits [13] [14] . Catastrophic faults under process variations are considered by the ANTICS fault simulation environment [4] . Another in-house development called SWITTEST has been presented for fault simulation of parametric and catastrophic faults in switched capacitor systems [15] . A commercial tool for parametric fault simulation and test vector generation exploiting sensitivity analysis and statistical modelling has been commercialised [6] . Several other tools have been developed, especially for academic research, and it is not our aim to describe all of them. The common point of all these tools is that they modify the netlist of the circuit to perform the fault injection in a way that is dependent on the simulator netlist under use.
However, [16] presents a tool where the fault models are added, before simulation, in the schematic of the design (in Cadence R ), and the faults are injected by changing the parameters of each fault model. The injection of fault models into the circuit schematics is also considered in the tool described in [17] . The netlist for fault simulation is then generated after the schematics, and thus can be independent of the simulator under use. The fault simulation tool set FIDESIM is based on this earlier development. A detailed description of fault model building and fault injection is given in [17] . The architecture of the tool set is shown in Figure 2 . The test engineer designs a set of fault models under the Cadence R DFII (Design Framework II) environment. A fault model is saved in a library just as a Cadence cellview. These fault models must observe some rules to allow the automatic fault injection, in particular relating to the pinout. Thus, for each fault model, the injection procedure is described using a pseudo code called FID (Fault Injection Description) stored in a file. Local, and global parametric faults can be considered as well. For example, Figure 3 (a) describes the circuit that corresponds to an open in an NMOS transistor gate. The FID file for describing an injection of this fault is shown in Figure 3 (b). This fault model is a cellview stored in the library "Fault_Model_Lib".
The different test benches for the circuit under test (CUT), the calculation of the circuit performances and the calculation of the expected test measurements or test criteria are described as a pseudo code called Test Configuration. Figure 4 shows an example of this where one performance, two test measures and one test criteria are defined. The test measures are used to define the performances and the test criteria on which a tolerance test threshold is given. The CUT may require several test benches and different types of analysis to measure its performances. Thus, it generally needs to be simulated in multiple test benches under the same fault injection. FIDESIM is able to perform this by describing the different test benches in the form of a pseudo code called Multi TestBench Program. This is illustrated by the procedure shown in Figure 5 . This feature will be specially important during Monte Carlo simulations, since an instance generated during Monte Carlo will be simulated for the different types of test benches. 
C. Test evaluation and optimization tools
The test evaluation and optimization tool set OPTEVAL is developed to perform the following operations:
• Calculate adjusted Gaussian distributions for performances and test measurements. This will be required for the statistical analysis performed by the tool set. • Optimize test sets as a function of the obtained test metrics. This problem is formulated as a set covering problem. For the case of catastrophic faults, fault coverage is the major metric and this can be readily computed. For the case of single parametric faults, for which a fault list is available, test metrics can be computed following, for example, the technique described in [1] . However, the analysis of faulty behaviour resulting from process deviations (multiple small parametric deviations) has not been properly studied in the past, since it is impossible to produce an actual fault list. We will next describe the statistical analysis performed in the tool set for evaluating test metrics and setting test limits for process deviations. The use of these tools will be illustrated later for the case of a test vehicle.
D. Computing test metrics under process deviations
Assuming that the joint probability of the performances and the test criteria is multinormal the data obtained from the Monte Carlo circuit simulation is used to calculate the covariance matrix which will be used to calculate the density probability functions.
Given a vector X = (X 1 , X 2 , ..., X p ) T composed of random variables, where X j for j = 1, 2, ..., p, is a onedimensional random variable, the covariance of X i and X j is a measure of dependency between these random variables and is defined by:
where E(.) denotes the expected value. If X i and X j are independent of each other, the covariance ν XiXj is necessarily equal to zero. The converse is not true. The covariance of a random variable X i with itself is the variance:
The correlation between two variables X i and X j is defined from the covariance as follows:
where the standard deviation is defined by
The advantage of the correlation is that it is independent of the scale, i.e., changing the scale of measurement of the variables does not change the value of the correlation. Therefore, the correlation is more useful as a measure of association between two random variables than the covariance. The correlation is in absolute value always less than 1, close to zero if the random variables X i and X j are independent of each other.
An empirical estimation of these quantities require a number of observations. Suppose that {x i } n i=1 is a set of n observations of a variable vector X in ℜ p . Each observation x i has p dimensions: x i = (x i1 , x i2 , ..., x ip ), and it corresponds to an observed value of a variable vector X ∈ ℜ p . The covariance of two random variables is then estimated as:
and the variance of a random variable is estimated as:
The correlation of two random variables is then given by:
with
The theoretical covariances among all the random variables can be put into matrix form, i.e. the covariance matrix:
The estimated (empirical) version of the covariance matrix is then given by :
Let X be a p-dimension random variable of expected value µ = (µ i1 , µ i2 , ..., µ ip )
T and covariance matrix Σ. If X has a multinormal distribution, then X has a probability density function f (x) defined by:
The probability of any subset A ⊂ ℜ p is given by the following multiple integration formula:
Thus, using the multinormal hypothesis, it is possible to derive the actual probability density functions which must be integrated considering the actual boundaries of the random variables in order to compute the test metrics. The multinormal assumption can be validated by computing the correlation coefficients for different standard deviations in Monte Carlo simulation as we will show for the case-study considered.
III. TEST VEHICLE We will next use the CAT platform for evaluating a test technique for a fully-differential operational amplifier. This amplifier has been designed in a 0.18µm CMOS technology from STMicroelectronics. The amplifier is formed of four main blocks: a bias circuit, a start-up circuit, a common-mode control circuit and a differential amplifier circuit. Figure 6 illustrates just this last part of the circuit. For the evaluation of the test technique, we have considered both catastrophic faults and process deviations. In the first case, we want to evaluate the capability of the technique to detect catastrophic faults and find the minimal set of specifications giving the best fault coverage. In the second case, we calculate the analogue test metrics, in particular the defect level for the given test approach.
The specifications of the amplifier are not known a priori, since the actual system application of the device is not considered in this work. Thus, we performed a Monte Carlo simulation (1000 iterations) in order to find the different adjusted Gaussian distributions of each circuit performance. The comprehensive set of performances considered is given in Table I . The specification bounds are set in a tolerance interval of µ ± 4.28σ, that results in a yield of Y=99.99%. Figure 7 shows an example of the distribution of the Gain. Different test benches have been used to calculate the different performances. Table I shows the specifications with the actual test bench used for the calculation. 8 different test benches are required. Two different test criteria are considered. These include the calculation of the SNDR and the offset of the amplifier using a sine-wave fitting technique described in [18] . Only one test bench is required for calculating these test criteria. The total simulation time is 3 hours. 
IV. TEST OPTIMIZATION
A. The case of process deviations In order to apply the statistical analysis for estimating test metrics and setting of test limits, we must first verify the multinormal hypothesis that allows computing the Defect Level and the Yield loss using the multinormal probability distribution between the performances and the test criteria. We define the factor α that represents an increase of the standard deviation of the circuit parameters with respect to the typical standard deviations. This results in an increase of the actual standard deviation of the performances. When the multinormal hypothesis is verified, the correlation between specifications and test criteria must be independent of the ratio α. This is clear in Figure 8 representing an example of the correlation between THD and SNDR and between THD and the DC gain AD as a function of the ratio α. The correlation coefficient is constant for values of α lower than 2.4. We can show that this is true for all other performances and values of α lower than 1.9. Using the multinormal hypothesis above, the Defect level and the Yield loss are calculated with the following equations:
where,
is defined by (9), A i represents the i th specification and B j is the j th test limit. The covariance matrix Σ was estimated by S given in equation (8) . The direct calculation of (11) and (12) is infeasible because of the large number of integrals. However, a simple Matlab program is used to generate about one million circuits having the same PDF as that calculated using Equation (9) . From this population, the Defect level and Yield loss can be estimated using the following estimators:
Number of pass faulty circuits Number of pass circuits (13) Y L = Number of fail functional circuits Number of functional circuits (14) Next, it is possible to set the actual test limits as a tradeoff between those test metrics. For different values of the test limit of the SNDR we have chosen as a trade-off the test limit of the IDD for which the Defect level is equal to the Yield loss ( Figure 9 ). The minimum value of these metrics areD = Y L = 58ppm. 
B. The case of catastrophic faults
We want next to test the capability of the specifications and the test criteria to detect catastrophic faults. We have chosen for test criteria a test limit set at 4.1σ as shown in Figure 9 . We perform a fault simulation where the considered fault list includes the shorts between the gate and the source, between the gate and the drain, between the source and the drain, the drain open, the source open and the gate open of all the transistors. Also, the shorts and the opens for all the resistors and capacitances are considered. We have obtained a total of 265 faults (for 42 transistors, 3 resistors and 5 capacitances). By eliminating the redundant faults and those causing simulation errors, we obtain a final set of 160 catastrophic faults to inject. The circuit must be simulated 9 times, 8 times to calculate all the specifications and one time to calculate the two test criteria. Thus, 160 × 9 = 1440 simulations are performed. As shown in Figure 10 , the obtained fault coverage considering the performances is 98.12% and the one obtained considering the test criteria (SNDR and Offset) is 89.38% where the undetected faults occur in the Bias block. The fault coverage of each specification and each test criteria, given by the OPTEVAL tool are: Spec1 = 74.38%, Spec2 = 90.62%, Spec3 = 81.88%, Spec4 = 20.62%, Spec5 = 29.38%, Spec6 = 53.12%, Spec7 = 72.50%, Spec8 = 95.62%, Spec9 = 71.88%, Spec10 = 93.75%, Spec11 = 93.75%, Spec12 = 77.50%, SNDR = 89.38% and Offset = 32.50%.
As already specified in Section II, this tool allows to find the minimum set of specifications giving the best fault coverage (which is the one given by all the specifications). Specifications Spec7 (THD) and Spec8 (IDD) are sufficient to detect 98.12% of total faults (see Figure 10) . Maximum fault coverage can be achieved if power consumption (IDD) is considered in addition to the SNDR measurement. 
V. CONCLUSIONS AND FUTURE WORK
This paper has introduced a CAT platform for analogue and mixed-signal test evaluation. In particular, fault simulation and test optimization are considered. Catastrophic faults can be tackled in a similar way as for digital circuits, regardless of the circuit specifications, although process deviations may need to be considered [4] . Parametric faults, however, need the consideration of the circuit specifications. The case of single parametric faults has well been considered in the past (see for example [1] ) and it is not further illustrated here. A statistical approach for the estimation of test metrics and the setting of test limits under process deviations is the major contribution of this paper. The data for this approach is obtained from a Monte Carlo simulation. A test technique for a fully differential amplifier is evaluated as a case-study. For a given set of test criteria, test metrics are evaluated taking into account the circuit specifications for the case of process deviations. With the help of these metrics, the CAT platform can be used for identifying the most suitable test criteria and to set the test limits.
